Open Access
| Issue |
EPJ Web Conf.
Volume 337, 2025
27th International Conference on Computing in High Energy and Nuclear Physics (CHEP 2024)
|
|
|---|---|---|
| Article Number | 01286 | |
| Number of page(s) | 8 | |
| DOI | https://doi.org/10.1051/epjconf/202533701286 | |
| Published online | 07 October 2025 | |
- R. Ammendola et al., Latest generation interconnect technologies in APEnet+ networking infrastructure, Journal of Physics: Conference Series 898, 082035 (2017). 10.1088/1742-6596/898/8/082035 [Google Scholar]
- A. Forencich, A.C. Snoeren, G. Porter, G. Papen, Corundum: An Open-Source 100-Gbps Nic, in 2020 IEEE 28th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM) (2020), pp. 38–46 [Google Scholar]
- Theodoropoulos et al., The AXIOM project (Agile, eXtensible, fast I/O Module), in 2015 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS) (2015), pp. 262–269 [Google Scholar]
- Z. Wang, H. Huang, J. Zhang, F. Wu, G. Alonso, FpgaNIC: An FPGA-based Versatile 100Gb SmartNIC for GPUs, in 2022 USENIX Annual Technical Conference (USENIX ATC 22) (USENIX Association, Carlsbad, CA, 2022), pp. 967–986, ISBN 978-1-939133-29-25, https://www.usenix.org/conference/atc22/presentation/wang-zeke [Google Scholar]
- M. Vasile et al., FPGA implementation of RDMA for ATLAS readout with FELIX at high luminosity LHC, Journal of Instrumentation 17, C05022 (2022). 10.1088/1748-0221/17/05/C05022 [Google Scholar]
- Z. He, D. Korolija, G. Alonso, EasyNet: 100 Gbps Network for HLS, in 2021 31st International Conference on Field-Programmable Logic and Applications (FPL) (2021), pp. 197–203 [Google Scholar]
- N. Zilberman, Y. Audzevich, G.A. Covington, A.W. Moore, NetFPGA SUME: Toward 100 Gbps as Research Commodity, IEEE Micro 34, 32 (2014). 10.1109/MM.2014.61 [Google Scholar]
- R. Ammendola, A. Biagioni, C. Chiarini, P. Cretaro, O. Frezza, F.L. Cicero, A. Lonardo, M. Martinelli, P.S. Paolucci, E. Pastorelli et al., APEnetX: A Custom NIC for Cluster Interconnects, in 2024 27th Euromicro Conference on Digital System Design (DSD) (2024), pp. 90–97 [Google Scholar]
- QDMA, www.xilinx.com/products/intellectual-property/pcie-qdma. html [Google Scholar]
- DMA write, https://github.com/alexforencich/verilog-axi [Google Scholar]
- Intel® AVX-512 Instructions, https://www.intel.com/content/www/us/en/developer/articles/technical/intel-avx-512-instructions.html [Google Scholar]
- Rocket Chip, https://github.com/chipsalliance/rocket-chip [Google Scholar]
Current usage metrics show cumulative count of Article Views (full-text article views including HTML views, PDF and ePub downloads, according to the available data) and Abstracts Views on Vision4Press platform.
Data correspond to usage on the plateform after 2015. The current usage metrics is available 48-96 hours after online publication and is updated daily on week days.
Initial download of the metrics may take a while.