Open Access
| Issue |
EPJ Web Conf.
Volume 373, 2026
2nd International Conference on Sustainable Science and Technology for Tomorrow (SciTech-25)
|
|
|---|---|---|
| Article Number | 01005 | |
| Number of page(s) | 42 | |
| Section | Quantum Science, Computing and Intelligent Technologies | |
| DOI | https://doi.org/10.1051/epjconf/202637301005 | |
| Published online | 19 June 2026 | |
- K. Roy and S. Prasad, Low-Power CMOS VLSI Circuit Design, (Wiley, 2000). [Google Scholar]
- Y. Zhang, H. Ren and B. Khailany, GRANNITE: Graph Neural Network Inference for Transferable Power Estimation, 2020 57th ACM/IEEE Design Automation Conference (DAC), San Francisco, CA, USA, 20-24 July (2020), doi: 10.1109/DAC18072.2020.9218643 [Google Scholar]
- R. Kirby, S. Godìi, R. Roy and B. Catanzaro, CongestionNet: Routing Congestion Prediction Using Deep Graph Neural Networks, 2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC), Cuzco, Peru, 06-09 October (2019), doi: 10.1109/VLSI-SoC.2019.8920342 [Google Scholar]
- H. Ren, G. F. Kokai, W. J. Turner and T.-S. Ku, ParaGraph: Layout Parasitics and Device Parameter Prediction using Graph Neural Networks, 2020 57th ACM/IEEE Design Automation Conference (DAC), San Francisco, CA, USA, 20-24 July (2020), doi: 10.1109/DAC18072.2020.9218515 [Google Scholar]
- Mirhoseini, A, Goldie, A., Yazgan, Μ. et al. A graph placement methodology for fast chip design. Nature 594, 207-212 (2021). https://doi.org/10.1038/s41586-021-03544-w [Google Scholar]
- N. Weste and D. Harris, CMOS VLSI Design, 4th Ed., (Addison-Wesley, 2010). [Google Scholar]
- F. Scarselli, Μ. Gori, A. C. Tsoi, Μ. Hagenbuchner and G. Monfardini, The Graph Neural Network Model, in IEEE Transactions on Neural Networks, vol 20, no. 1,pp. 61-80, Jan. 2009, doi: 10.1109/TNN.2008.2005605 [CrossRef] [PubMed] [Google Scholar]
- A. Agnesina et al., A General Framework for VLSI Tool Parameter Optimization with Deep Reinforcement Learning, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), (2021). [Google Scholar]
- B. Khailany et al., Accelerating Chip Design With Machine Learning, in IEEE Micro, vol. 40, no. 6, pp. 23-32,1 Nov.-Dec. (2020), doi: 10.1109/MM.2020.3026231 [Google Scholar]
- Open ROAD Project, OpenROAD: An Open-Source RTL-to-GDS Flow, https://theopenroadproject.org/, 2021. [Google Scholar]
- Z. Xie, R. Liang, X. Xu, J. Hu, Y. Duan and Y. Chen, Net2: A Graph Attention Network Method Customized for Pre-Pla cement Net Length Estimation, 2021 26th Asia and South Pacific Design Automation Conference (ASP-DAQ), Tokyo, Japan, 18-21 January (2021 ) [Google Scholar]
- Y. Ma et al., High Performance Graph Convolutional Networks with Applications in Testability Analysis, 56th ACM/IEEE Design Automation Conference (DAC), Las Vegas, NV, USA, 02-06 June (2019), [Google Scholar]
- J. Kim et al., A Novel Thennal-Aware Placement Using Machine Learning Techniques, in Proc. Asia and South Pacific Design Automation Conference (ASP-DAC), (2019). [Google Scholar]
- G. Huang et al., Machine Learning for Electronic Design Automation: A Survey, ACM Transactions on Design Automation of Electronic Systems (TODAES), vol. 26, no. 6, (2021). [Google Scholar]
- K. Roy, S. Mukhopadhyay and H. Mahmoodi-Meimand, Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits, Proceedings of the IEEE, vol. 91, no. 2,pp. 305-327, Feb. 2003, doi: 10.1109/JPROC.2002.808156 [Google Scholar]
Current usage metrics show cumulative count of Article Views (full-text article views including HTML views, PDF and ePub downloads, according to the available data) and Abstracts Views on Vision4Press platform.
Data correspond to usage on the plateform after 2015. The current usage metrics is available 48-96 hours after online publication and is updated daily on week days.
Initial download of the metrics may take a while.