| Issue |
EPJ Web Conf.
Volume 338, 2025
ANIMMA 2025 – Advancements in Nuclear Instrumentation Measurement Methods and their Applications
|
|
|---|---|---|
| Article Number | 02002 | |
| Number of page(s) | 7 | |
| Section | Space Sciences and Technology | |
| DOI | https://doi.org/10.1051/epjconf/202533802002 | |
| Published online | 06 November 2025 | |
https://doi.org/10.1051/epjconf/202533802002
ANAQIN-X: A prototype low noise ASIC for the readout of highly dense semiconductor X-ray detectors
1 Université Paris-Saclay, IRFU, CEA, F-91191 GifsurYvette, France
2 Université Paris-Saclay, Université Paris Cité, CEA, CNRS, AIM, 91191, Gif-sur-Yvette, France
* This email address is being protected from spambots. You need JavaScript enabled to view it.
Published online: 6 November 2025
Abstract
This article presents ANAQIN-X (Advanced Noise-optimized ASIC for Quantifying and Imaging in X-rays) a pixelated prototype readout chip dedicated to testing different architectures of Charge Sensitive Amplifiers (CSA), the first stage of the spectroscopic signal processing analog circuit. The chip is designed to read out low leakage current (1 pA), low capacitance (300 fF), hard X-rays detectors (Cd(Zn)Te/Si) in order to perform high-resolution (500 eV FWHM at 60 keV) hard X-ray (1-220 keV) spectroscopy. Its main block is a mini matrix of pixels of 250x250 µm2 designed in X-FAB’s 0.18 µm CMOS technology. Each channel consumes 250 µW in nominal mode, and contains an optimized Charge Sensitive Amplifier (CSA) followed by a CR-RC shaper with tunable peaking time (from 144 ns up to 3.6 µs) and a peak detector. The different CSA architectures integrated on this chip are based on continuous reset topology with nMOS or pMOS input transistors architectures with various W/L ratios. The chip includes also, an AC-coupled CSA with a tunable input capacitance (from 100 fF to 30 pF) and a Semi-AC coupling architecture allowing a reduction in the thermal noise generated by the reset transistor and the usage of small value coupling capacitance. The best performing pixel can reach a readout noise 20 el.rms without detector. A performance of 25 el.rms with a 300 fF detector can be considered. According to simulation, a noise reduction of 10 % is expected at 15 pA of leakage current, and a coupling capacitance of 1 pF is enough to get 98 % of gain. With an 300 fF input capacitor, the best performing pixel should be able to reach an Equivalent Noise Charge (ENC) of 21 el.rms.
Key words: Application-specific integrated circuits (ASICs) / CdTe / energy resolution / imaging spectroscopy / low-noise electronics / readout electronics / hard X-ray spectroscopy
© The Authors, published by EDP Sciences, 2025
This is an Open Access article distributed under the terms of the Creative Commons Attribution License 4.0, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.
Current usage metrics show cumulative count of Article Views (full-text article views including HTML views, PDF and ePub downloads, according to the available data) and Abstracts Views on Vision4Press platform.
Data correspond to usage on the plateform after 2015. The current usage metrics is available 48-96 hours after online publication and is updated daily on week days.
Initial download of the metrics may take a while.

