EDP Sciences logo
Web of Conferences logo
Search
Menu
All issues Volume 302 (2024) EPJ Web Conf., 302 (2024) 04007 References
Open Access
Issue
EPJ Web Conf.
Volume 302, 2024
Joint International Conference on Supercomputing in Nuclear Applications + Monte Carlo (SNA + MC 2024)
Article Number 04007
Number of page(s) 9
Section Monte-Carlo Transport Codes: Algorithms, HPC & GPU
DOI https://doi.org/10.1051/epjconf/202430204007
Published online 15 October 2024
  1. C.B. Ciobanu, A.L. Varbanescu, D. Pnevmatikatos, G. Charitopoulos, X. Niu, W. Luk, M.D. Santambrogio, D. Sciuto, M.A. Kadi, M. Huebner et al., EXTRA: Towards an Efficient Open Platform for Reconfigurable High Performance Computing, in 2015 IEEE 18th International Conference on Computational Science and Engineering (2015), pp. 339–342, https://ieeexplore.ieee.org/abstract/document/7371394 [Google Scholar]
  2. S. Atchley, C. Zimmer, J. Lange, D. Bernholdt, V. Melesse Vergara, T. Beck, M. Brim, R. Budiardja, S. Chandrasekaran, M. Eisenbach et al., Frontier: Exploring Exascale, in Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis (Association for Computing Machinery, New York, NY, USA, 2023), SC ‘23, pp. 1-16, ISBN 9798400701092, https://dl.acm.org/doi/10.1145/3581784.3607089 [Google Scholar]
  3. 1. Overview of the Intel Agilex® 7 FPGAs and SoCs, https://www.intel.com/content/www/us/en/docs/programmable/683458/current/overview-of-the-fpgas-and-socs.html [Google Scholar]
  4. W. Luo, R. Fan, Z. Li, D. Du, Q. Wang, X. Chu, Benchmarking and Dissecting the Nvidia Hopper GPU Architecture (2024), arXiv:2402.13499 [cs], http://arxiv.org/abs/2402.13499 [Google Scholar]
  5. A. Boutros, V. Betz, IEEE Circuits and Systems Magazine 21, 4 (2021), conference Name: IEEE Circuits and Systems Magazine [CrossRef] [Google Scholar]
  6. S. Gandhare, B. Karthikeyan, Survey on FPGA Architecture and Recent Applications, in 2019 International Conference on Vision Towards Emerging Trends in Communication and Networking (ViTECoN) (2019), pp. 1–4, https://ieeexplore.ieee.org/abstract/document/8899550 [Google Scholar]
  7. H.M. Waidyasooriya, Y. Iimura, M. Hariyama, Benchmarks for FPGA-Targeted High- Level-Synthesis, in 2019 Seventh International Symposium on Computing and Networking (CANDAR) (2019), pp. 232–238, iSSN: 2379-1896, https://ieeexplore.ieee.org/document/8958473 [CrossRef] [Google Scholar]
  8. K. Guo, S. Zeng, J. Yu, Y. Wang, H. Yang, A Survey of FPGA-Based Neural Network Accelerator (2018), arXiv:1712.08934 [cs], http://arxiv.org/abs/1712.08934 [Google Scholar]
  9. H.M. Waidyasooriya, M. Hariyama, K. Kasahara, Architecture of an FPGA accelerator for molecular dynamics simulation using OpenCL, in 2016 IEEE/ACIS 15th International Conference on Computer and Information Science (ICIS) (IEEE, Okayama, Japan, 2016), pp. 1–5, ISBN 978-1-5090-0806-3, http://ieeexplore.ieee.org/document/7550743/ [Google Scholar]
  10. R. Kashino, R. Kobayashi, N. Fujita, T. Boku, Multi-hetero Acceleration by GPU and FPGA for Astrophysics Simulation on oneAPI Environment, in International Conference on High Performance Computing in Asia-Pacific Region (ACM, Virtual Event Japan, 2022), pp. 84–93, ISBN 978-1-4503-8498-8, https://dl.acm.org/doi/10.1145/3492805.3492817 [CrossRef] [Google Scholar]
  11. Intel® oneAPI Programming Guide, https://www.intel.com/content/www/us/en/docs/oneapi/programming-guide/2024-0/overview.html [Google Scholar]
  12. J. Reinders, B. Ashbaugh, J. Brodman, M. Kinsner, J. Pennycook, X. Tian, Data Parallel C++: Mastering DPC++ for Programming of Heterogeneous Systems using C++ and SYCL (Apress, Berkeley, CA, 2021), ISBN 978-1-4842-5573-5 978-1-4842-5574-2, http://link.springer.com/10.1007/978-1-4842-5574-2 [CrossRef] [Google Scholar]
  13. J.R. Tramm, A.R. Siegel, T. Islam, M. Schulz (2014) [Google Scholar]
  14. J.A. Walsh, P.K. Romano, B. Forget, K.S. Smith, Computer Physics Communications 196, 134 (2015) [CrossRef] [Google Scholar]
  15. Intel® oneAPI FPGA Handbook, https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/developer-guide/2024-0/intel-oneapi-fpga-handbook.html [Google Scholar]
  16. B. Ashbaugh, A. Bader, J. Brodman, J. Hammond, M. Kinsner, J. Pennycook, R. Schulz, J. Sewall, Data Parallel C++: Enhancing SYCL Through Extensions for Productivity and Performance, in Proceedings of the International Workshop on OpenCL (Association for Computing Machinery, New York, NY, USA, 2020), IWOCL ‘20, pp. 1–2, ISBN 978-1-4503-7531-3, https://dl.acm.org/doi/10.1145/3388333.3388653 [Google Scholar]
  17. R. Reyes, G. Brown, R. Burns, M. Wong, SYCL 2020: More than meets the eye, in Proceedings of the International Workshop on OpenCL (Association for Computing Machinery, New York, NY, USA, 2020), IWOCL ‘20, p. 1, ISBN 978-1-4503-7531-3, https://dl.acm.org/doi/10.1145/3388333.3388649 [Google Scholar]
  18. Z. Jin, H. Finkel, Nuclear Reactor Simulation on OpenCL FPGA: a Case Study of RSBench, in Proceedings of the International Workshop on OpenCL (ACM, Oxford United Kingdom, 2018), pp. 1–9, ISBN 978-1-4503-6439-3, https://dl.acm.org/doi/10.1145/3204919.3204921 [Google Scholar]
  19. Z. Jin, H. Finkel, Nuclear Reactor Simulations on OpenCL FPGA Platform, in Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (Association for Computing Machinery, New York, NY, USA, 2019), FPGA’19, p. 304, ISBN 978-1-4503-6137-8, https://doi.org/10.1145/3289602.3293983 [Google Scholar]
  20. Z. Jin, H. Finkel, Performance Evaluation of the Vectorizable Binary Search Algorithms on an FPGA Platform, in 2020 IEEE/ACM 10th Workshop on Irregular Applications: Architectures and Algorithms (IA3) (2020), pp. 63–67, https://ieeexplore.ieee.org/abstract/document/9407263 [CrossRef] [Google Scholar]
  21. Y. Luo, X. Wen, K. Yoshii, S. Ogrenci-Memik, G. Memik, H. Finkel, F. Cappello, Evaluating irregular memory access on OpenCL FPGA platforms: A case study with XSBench, in 2017 27th International Conference on Field Programmable Logic and Applications (FPL) (2017), pp. 1–4, iSSN: 1946-1488, https://ieeexplore.ieee.org/abstract/document/8056827 [Google Scholar]
  22. Intel® Stratix® 10 SX 2800 FPGA Product Specifications, https://www.intel.com/content/www/us/en/products/sku/210308/intel-stratix-10-sx-2800-fpga.html [Google Scholar]
  23. Intel® Xeon® Platinum 8256 Processor (16.5M Cache, 3.80 GHz) - Product Specifications, https://www.intel.com/content/www/us/en/products/sku/192467/intel-xeon-platinum-8256-processor-16-5m-cache-3-80-ghz/specifications.html [Google Scholar]

Current usage metrics show cumulative count of Article Views (full-text article views including HTML views, PDF and ePub downloads, according to the available data) and Abstracts Views on Vision4Press platform.

Data correspond to usage on the plateform after 2015. The current usage metrics is available 48-96 hours after online publication and is updated daily on week days.

Initial download of the metrics may take a while.