Radiation Tolerant, Low Noise Phase Locked Loops in 65 nm CMOS Technology
EPJ Web Conf., 170 (2018) 01021
Published online: 2018-04-30
Articles citing this article
The Citing articles tool gives a list of articles citing the current article.
The citing articles come from EDP Sciences database, as well as other publishers participating in CrossRef Cited-by Linking Program. You can set up your personal account to receive an email alert each time this article is cited by a new article (see the menu on the right-hand side of the abstract page).
Cited article:
This article has been cited by the following article(s):
Top-down design methodology for a 2 ps rms Jitter at 2.56 GHz of an analog PLL based on Ring and LC Tank Oscillators
E. Bechetoille, B. Joly, O. Lemaire, et al.Journal of Instrumentation 17 (05) T05014 (2022)
https://doi.org/10.1088/1748-0221/17/05/T05014